Avnet Memec
RSS
Twitter
Facebook
LinkedIn
myAVM
  • Company
    • Company Profile
    • Avnet Inc.
    • Avnet EM EMEA
    • Locations
    • Jobs and Careers
    • Quality
  • Products
    • Linecard
    • Technology Gateways
    • Application Gateways
    • Development Tools
    • Newsletter
    • Literature
    • Environmental Information
  • Services
    • Technical Support
    • Value Added Services
    • Logistical Services
    • Supply Chain Services
  • Press
    • Press Releases
  • Events
    • Seminars
    • Exhibitions
  • Videos
  • Contact Us
Home Products Technology Gateways Timing XOs, VCXO, Clocks 

Technology Gateways

  • Analog
  • ASSP
  • Audio / Video
  • Bus I/O, Interface & Peripherals
  • FPGA / CPLD / ASIC
  • MCU
  • Memory
  • Military / Hi-Rel / Aerospace
  • MPU
  • Opto
  • Power
  • Timing
  • Download PDF Timing and Clock Solutions
  • Clock Generation & Management
  • PLL Clock Solutions (Incl Telecoms)
  • Real Time Clocks (RTC)
  • XOs, VCXO, Clocks
  • Wired Communications
  • Wireless Communications / RF

Timing - XOs, VCXO, Clocks


  • Clock Generator with Integrated VCXO and Holdover
  • Clock Generators for STB Applications
  • Up to 800 MHz
  • Up to 1400 MHz

Related Articles

Filter by Supplier:

Filter by Year:
Silicon Labs Issue 37/July 2009 - Optimized Solutions for Intelligent Home SecuritySilicon Labs Issue 38/September 2009 - New low jitter XO / VCXO Si590Silicon Labs Issue February/2011 - Si535x: any frequency CMOS Clock Generator + VCXOSilicon Labs Issue May/2011 - Portfolio of cost-effective, high-volume clock generatorsSilicon Labs Issue May/2011 - Si51x XO/VCXOs Silicon Labs Issue November/2011 - Selecting Crystals for the Si5315, Si5317
Technology Gateways
  • Analog
  • ASSP
  • Audio / Video
  • Bus I/O, Interface & Peripherals
  • FPGA / CPLD / ASIC
  • MCU
  • Memory
  • Military / Hi-Rel / Aerospace
  • MPU
  • Opto
  • Power
  • Timing
  • Wired Communications
  • Wireless Communications / RF
© AVNET MEMEC 2012 |Privacy|Legal Notices|Imprint|Sitemap
Print Layout